![Applied Sciences | Free Full-Text | FPGA Implementation of IEC-61131-3-Based Hardware Aided Counters for PLC Applied Sciences | Free Full-Text | FPGA Implementation of IEC-61131-3-Based Hardware Aided Counters for PLC](https://www.mdpi.com/applsci/applsci-11-10183/article_deploy/html/images/applsci-11-10183-i001.png)
Applied Sciences | Free Full-Text | FPGA Implementation of IEC-61131-3-Based Hardware Aided Counters for PLC
![VHDL for FPGA Design/State-Machine Design Example Asynchronous Counter - Wikibooks, open books for an open world VHDL for FPGA Design/State-Machine Design Example Asynchronous Counter - Wikibooks, open books for an open world](https://upload.wikimedia.org/wikipedia/commons/thumb/5/5c/Asynchronous_Counter.pdf/page1-1275px-Asynchronous_Counter.pdf.jpg)
VHDL for FPGA Design/State-Machine Design Example Asynchronous Counter - Wikibooks, open books for an open world
![vhdl - How is this simple counter implemented on an FPGA without a clock? - Electrical Engineering Stack Exchange vhdl - How is this simple counter implemented on an FPGA without a clock? - Electrical Engineering Stack Exchange](https://i.stack.imgur.com/U1v5Z.png)
vhdl - How is this simple counter implemented on an FPGA without a clock? - Electrical Engineering Stack Exchange
![Does anyone know why this VHDL code is not counting on my FPGA? The 7-segment is stuck on "0". So I am assuming it is not making it to the second count Does anyone know why this VHDL code is not counting on my FPGA? The 7-segment is stuck on "0". So I am assuming it is not making it to the second count](https://preview.redd.it/does-anyone-know-why-this-vhdl-code-is-not-counting-on-my-v0-3uju1j6xm64a1.png?auto=webp&s=9095f5907457c3b788d495474164595aab1403e7)
Does anyone know why this VHDL code is not counting on my FPGA? The 7-segment is stuck on "0". So I am assuming it is not making it to the second count
![Nanocounter is an accurate frequency counter using an FPGA, STM32 and a bluetooth android app | Andys Workshop Nanocounter is an accurate frequency counter using an FPGA, STM32 and a bluetooth android app | Andys Workshop](https://andybrown.me.uk/wp-content/images/nanocounter/stm32f072_hsi.png)